

## **AMENDMENTS TO THE CLAIMS:**

### **Complete Listing of Claims**

Claims 1-4 (canceled)

1 Claim 5. (currently amended) A method of testing a serial transceiver chip for jitter  
2 tolerance, the transceiver including at least one transmitter and at least one receiver,  
3 the method comprising:  
4 generating a serialization clock;  
5 adding one or more known and controlled amount of jitter to the serialization  
6 clock;  
7 transmitting a known sequence of test signals using the serialization clock with  
8 the added jitter;  
9 causing a clock and data recovery mechanism in a receiver to recover the test  
10 signals; and  
11 comparing the recovered test signals with said known sequence of test signals  
12 thereby testing the ability of the clock and data recovery mechanism to tolerate the jitter  
13 that was added;  
14 wherein the steps of generating a serialization clock, adding one or more known  
15 and controlled amount of jitter to the serialization clock, transmitting a known sequence  
16 of test signals using the serialization clock with the added jitter, and causing a clock and  
17 data recovery mechanism in the receiver to recover the test signals with jitter are all  
18 performed inside the serial transceiver chip, and ~~The method of claim 1~~ wherein adding  
19 one or more known and controlled amount of jitter is performed by use of an interpolator

20 and an interpolator control mechanism programmed to create the known and controlled  
21 amount of jitter.

1 Claim 6. (original) The method of claim 5 wherein the known sequence of test signals  
2 is created by a PRBS (Pseudo Random Binary Sequence) generation mechanism and  
3 wherein comparing the recovered test signals is done by use of the PRBS verification  
4 mechanism.

1 Claim 7. (original) The method of claim 6 wherein creating the known sequence of test  
2 signals and comparing the recovered sequence of test signals is performed inside the  
3 serial transceiver chip.

1 Claim 8. (original) The method of claim 5 wherein the known sequence of test signals  
2 is created inside the serial transceiver chip and wherein comparing the recovered  
3 sequence of test signals is also performed inside the serial transceiver chip.

Claims 9-12 (canceled)

1 Claim 13. (currently amended) A method of testing a serial receiver for jitter  
2 tolerance, the serial receiver being fully contained on a single semiconductor substrate,  
3 the method comprising:  
4 generating a known sequence of test signals containing negligible jitter relative to  
5 a local reference clock;  
6 causing a clock and data recovery mechanism in the serial receiver to recover  
7 the test signals;  
8 adding one or more known and controlled amount of jitter into the clock recovery  
9 mechanism to force the clock recovery mechanism to compensate for the added jitter;  
10 and  
11 comparing the recovered test signals with said known sequence of test signals  
12 thereby testing the ability of the clock and data recovery mechanism to tolerate the jitter  
13 that was added;  
14 wherein the steps of causing a clock and data recovery mechanism in the  
15 receiver to recover the test signals, and adding the known and controlled amount of  
16 jitter to the clock recovery mechanism are all performed inside the serial receiver

17 The method of claim 9 wherein adding one or more known and controlled amount of  
18 jitter is performed by use of an interpolator control mechanism programmed to create  
19 the known and controlled amount of jitter.

1 Claim 14. (original) The method of claim 13 wherein the known sequence of test  
2 signals is created by a PRBS (Pseudo Random Binary Sequence) generation  
3 mechanism and wherein comparing the recovered test signals is done by use of a  
4 PRBS verification mechanism.

1 Claim 15. (original) The method of claim 14 wherein comparing the recovered  
2 sequence of test signals is performed inside the serial receiver.

1 Claim 16. (original) The method of claim 13 wherein comparing the recovered  
2 sequence of test signals is performed inside the serial receiver.

Claim 17 (canceled)

Claim 18. (currently amended) A method of testing a serial transceiver for jitter transfer, the serial transceiver including at least one transmitter and at least one receiver, the serial transceiver being fully contained on a single semiconductor substrate, the method comprising:

- generating a serialization clock;
- adding one or more known and controlled amounts of jitter to the serialization clock;
- transmitting a sequence of test signals using the serialization clock with the added jitter;
- causing a clock and data recovery mechanism in a receiver to recover a clock signal from the transmitted sequence of test signals;
- monitoring and measuring an amount of jitter present in the recovered clock signal; and
- comparing jitter present in the recovered clock with jitter added to the serialization clock thereby testing the jitter transfer characteristic of the transceiver;

wherein the steps of generating a serialization clock, adding jitter to the serialization clock, transmitting a sequence of test signals, monitoring and measuring an amount of jitter in the recovered clock signal, and comparing jitter present in the recovered clock with jitter added to the serialization clock are all performed inside the serial transceiver, and ~~The method of claim 17~~ wherein adding one or more known and controlled amounts of jitter is performed by use of an interpolator and an interpolator control mechanism programmed to create the known and controlled amounts of jitter.

Claim 19. (currently amended) A method of testing a serial transceiver for jitter transfer, the serial transceiver including at least one transmitter and at least one receiver, the serial transceiver being fully contained on a single semiconductor substrate, the method comprising:

- generating a serialization clock;
- adding one or more known and controlled amounts of jitter to the serialization clock;
- transmitting a sequence of test signals using the serialization clock with the added jitter;
- causing a clock and data recovery mechanism in a receiver to recover a clock signal from the transmitted sequence of test signals;
- monitoring and measuring an amount of jitter present in the recovered clock signal; and
- comparing jitter present in the recovered clock with jitter added to the serialization clock thereby testing the jitter transfer characteristic of the transceiver;

wherein the steps of generating a serialization clock, adding jitter to the serialization clock, transmitting a sequence of test signals, monitoring and measuring an amount of jitter in the recovered clock signal, and comparing jitter present in the recovered clock with jitter added to the serialization clock are all performed inside the serial transceiver, and ~~The method of claim 17~~ wherein monitoring and measuring the amount of jitter present in the recovered clock signal is performed by use of an up/down counter that is responsive to direction and step control signals for an interpolator used for clock recovery, and wherein comparing the jitter present in the recovered clock

- 24 signal is performed by use of a programmable comparator set to issue a warning if a
- 25 maximum count achieved by an up/down counter exceeds the maximum allowed to
- 26 pass the transfer test.

1 Claim 20. (currently amended) A method of testing a serial transceiver for jitter  
2 transfer, the serial transceiver including at least one transmitter and at least one  
3 receiver, the serial transceiver being fully contained on a single semiconductor  
4 substrate, the method comprising:  
5 generating a serialization clock;  
6 adding one or more known and controlled amounts of jitter to the serialization  
7 clock;  
8 transmitting a sequence of test signals using the serialization clock with the  
9 added jitter;  
10 causing a clock and data recovery mechanism in a receiver to recover a clock  
11 signal from the transmitted sequence of test signals;  
12 monitoring and measuring an amount of jitter present in the recovered clock  
13 signal; and  
14 comparing jitter present in the recovered clock with jitter added to the  
15 serialization clock thereby testing the jitter transfer characteristic of the transceiver;  
16 wherein the steps of generating a serialization clock, adding jitter to the  
17 serialization clock, transmitting a sequence of test signals, monitoring and measuring an  
18 amount of jitter in the recovered clock signal, and comparing jitter present in the  
19 recovered clock with jitter added to the serialization clock are all performed inside the  
20 serial transceiver, and ~~The method of claim 17 wherein:~~  
21 adding one or more known and controlled amounts of jitter is performed by use of  
22 an interpolator and an interpolator control mechanism programmed to create the known  
23 and controlled amounts of jitter;



24 monitoring and measuring the amount of jitter present in the recovered clock  
25 signal is performed by use of an up/down counter that is responsive to direction and  
26 step control signals for the interpolator used for clock recovery;  
27 comparing jitter present in the recovered clock with jitter added to the  
28 serialization clock is performed by use of a programmable comparator that is set to  
29 issue a warning if a maximum count achieved by an up/down counter exceeds a  
30 maximum allowed to pass a transfer test.

1 Claim 21. (original) The method of claim 20 wherein the sequence of test signals are  
2 generated on the single semiconductor substrate that also contains the transceiver.

Claims 22, 23 (canceled)

Claim 24. (currently amended) A method of testing a serial receiver for jitter transfer,  
the serial receiver being fully contained on a single semiconductor substrate, the  
method comprising:  
generating a sequence of test signals containing negligible jitter relative to a local  
reference clock;  
causing a clock recovery mechanism in the serial receiver to recover a clock  
signal from the sequence of test signals, the clock recovery mechanism contained on  
the single semiconductor substrate;  
adding one or more known and controlled amounts of jitter into the clock  
recovery mechanism to force the clock recovery mechanism to compensate for added  
jitter;  
monitoring and measuring an amount of activity in the clock recovery  
mechanism; and  
comparing the amount of activity in the clock recovery mechanism with an  
expected amount of activity that is based on the jitter added thereby testing a jitter  
transfer characteristic of the receiver;  
wherein the steps of adding one or more known and controlled amounts of jitter  
into the clock recovery mechanism, monitoring and measuring an amount of activity in  
the clock recovery mechanism, and comparing the amount of activity in the clock  
recovery mechanism with an expected amount of activity are all performed inside the  
serial receiver, and ~~The method of claim 23~~ wherein adding one or more known and  
controlled amounts of jitter is performed by use of an interpolator control mechanism  
that is programmed to create the known and controlled amounts of jitter.

1    Claim 25. (original) The method of claim 24 wherein monitoring and measuring the  
2    amount of activity in the clock recovery mechanism is performed by use of an up/down  
3    counter that is responsive to direction and step control signals for an interpolator used  
4    for clock recovery, and wherein comparing the amount of activity in the clock recovery  
5    mechanism with the expected amount of activity is performed by use of a programmable  
6    comparator set to issue a warning if a maximum count achieved by an up/down counter  
7    exceeds the maximum allowed to pass the transfer test.

Claim 26. (currently amended) A method of testing a serial receiver for jitter transfer,  
the serial receiver being fully contained on a single semiconductor substrate, the  
method comprising:  
generating a sequence of test signals containing negligible jitter relative to a local  
reference clock;  
causing a clock recovery mechanism in the serial receiver to recover a clock  
signal from the sequence of test signals, the clock recovery mechanism contained on  
the single semiconductor substrate;  
adding one or more known and controlled amounts of jitter into the clock  
recovery mechanism to force the clock recovery mechanism to compensate for added  
jitter;  
monitoring and measuring an amount of activity in the clock recovery  
mechanism; and  
comparing the amount of activity in the clock recovery mechanism with an  
expected amount of activity that is based on the jitter added thereby testing a jitter  
transfer characteristic of the receiver;  
wherein the steps of adding one or more known and controlled amounts of jitter  
into the clock recovery mechanism, monitoring and measuring an amount of activity in  
the clock recovery mechanism, and comparing the amount of activity in the clock  
recovery mechanism with an expected amount of activity are all performed inside the  
serial receiver, and ~~The method of claim 23~~ wherein monitoring and measuring the  
amount of activity in the clock recovery mechanism is performed by use of an up/down  
counter that is responsive to direction and step control signals for an interpolator used

24 for clock recovery, and wherein comparing the amount of activity in the clock recovery  
25 mechanism with the expected amount of activity is performed by use of a programmable  
26 comparator set to issue a warning if a maximum count achieved by an up/down counter  
27 exceeds the maximum allowed to pass the transfer test.

1 Claim 27. (original) The method of claim 26 wherein the sequence of test signals are  
2 generated on the single semiconductor substrate that also contains the receiver.

Claims 28-31 (canceled)

1 Claim 32. (currently amended) A method of testing a FIFO (First In First Out) circuit  
2 on a single semiconductor substrate, the method comprising:  
3 generating an on-chip clock at the same frequency as a reference clock;  
4 incrementally adding a known and controlled amount of phase shifts to the on-  
5 chip clock signal;  
6 using the reference clock and the phase-shifted on-chip clock to drive the FIFO  
7 circuit; and  
8 measuring an amount of phase-shift that can be added to the on-chip clock  
9 signal before the FIFO experiences overflow and/or underflow errors;  
10 wherein the steps of generating an on-chip clock, incrementally adding a known  
11 and controlled amount of phase shifts, using the reference clock and the phase-shifted  
12 on-chip clock to drive the FIFO circuit, and measuring an amount of phase-shift are all  
13 performed on the single semiconductor substrate, and ~~The method of claim 29~~ wherein  
14 incrementally adding a known and controlled amount of phase shifts is performed by  
15 use of an interpolator and an interpolator control mechanism programmed to create  
16 desired phase shifts.

1 Claim 33. (original) The method of claim 32 and further comprising:  
2 providing a PRBS pattern to be used as input data for the FIFO; and  
3 checking output data from the FIFO with a PRBS verifier, the PRBS verifier being  
4 disposed on the single semiconductor substrate.

1 Claim 34. (original) The method of claim 33 wherein the PRBS pattern is provided by  
2 an on-chip PRBS generator clocked by the reference clock signal.

Claims 35-42 (canceled)

- 1 Claim 43. (original) An apparatus for inserting known and controlled amount of jitter
- 2 onto a switching signal, the apparatus comprising:
- 3 an interpolator for inserting the jitter; and
- 4 an interpolator control mechanism programmed to create the desired jitter.